Abstract-A 100-transistor MESFET grid oscillator has been fabricated that generates an effective radiated power of 660W at 9.8GHz and has a directivity of 18.0dB. This corresponds to a total radiated power of 10.3 w , or 103mW per device. This is the largest recorded output power for a grid oscillator. The grid drain-source bias voltage is 7.4V and the total drain current for the grid is 6.0A, resulting in an overall dc-to-rf efficiency of 23%. The pattern of the SSB noise-to-carrier ratio was measured and found to be essentially independent of the radiation angle. The average SSB noise level was -87 dBc/Hz at an offset of 150 kHz from the carrier. An average improvement in the SSB noise-to-carrier ratio of 5 dB was measured for a 100-transistor grid compared to a 16-transistor grid.
I. INTRODUCTION
For many years there has been a substantial effort to obtain more power from high-frequency solid-state devices.
to demonstrate greater output powers from a grid oscillator, we have developed a 100-transistor X-band grid using medium-power Fujitsu FLK052XP MESFET chip transistors as the active devices. The grid oscillator is shown in Fig. 1 . Each transistor lies in the center of a unit cell which is defined by the grid symmetry. The drain and source leads lie vertically while the meandered gate leads runs horizontally across the grid. Forced air blown across the grid surface cools the grid. In addition, the transistors are soldered onto the relatively thick drain lead of the grid metal pattern to aid cooling. The grid was designed to oscillate near 10GHz. The dimensions of the grid were chosen to control load impedance, feedback loop gain, and compensate for device parasitics to obtain maximum power from the devices. The unit cell is 7.50-mm square. The vertical lead is 1.10-mm wide and the meandered lead is 1.25" wide with a line width of 0.15mm. The grid pattern was fabricated on a Duroid substrate with a dielectric constant of 2.2. The substrate is 1.6-mm thick and is placed in front of a planar mirror.
GRID OSCILLATOR DESIGN
For this reason, power combining schemes involving solidstate devices quasi-optically coupled in free space have received considerable attention as an of cornWe analyze the grid by considering a transistor in an equivalent-waveguide unit-cell [2] with electric walls on the bining the output power of many devices at microwave and top and bottom and magnetic
On each side, shown millimeter-wave frequencies. A quasi-optical grid oscillator consists of a twc-dimensional array of active devices producing a planar sheet with a reflection coefficient greater than unity. A resonator can be used to provide feedback to couple the devices together to form a high-power oscillator. By integrating large numbers of devices into the grid, very large powers should be achievable.
Recent work on grid oscillators [1, 2, 3] has convincingly demonstrated proof of concept. However, these grids have all used relatively low-power devices and have not delivered the promised large powers. To date, the highest published total radiated power for a transistor grid oscillator is 550 mW at 5 GHz from a 100-transistor grid [2]. In order Figure 1 . Photograph of the 100-transistor grid oscillator. The grid produced 10.3 W total radiated power with a dc-to-rf efficiency of 33%. Quarter-wave vertical stubs are added at the grid top and bottom edges to try to simulate an electric wall. Ferrite slabs are added along the vertical grid edges to suppress bia-line oscillations. . Free space is modelled by a 377-0 resistor, and a mirror placed behind the grid is modelled as a shunt short-circuited transmission line. Currents in the vertical leads couple to the radiated field through a center-tapped transformer. The coupling of the currents to evanescent TM and T E modes is approximated with reactive elements.
In order to get the most power out of the transistors, the grid must be designed to provide an optimum impedance between the drain and source terminals. A simple load-line analysis can be used to compute the approximate optimal load impedance to present to the transistor for maximum power [4] . The optimal load is defined as the impedance that allows the transistor output terminals to swing between the maximum allowable voltage and current limits. This optimal load resistance Rapt is given by 2vDC/IDSS, where VDC is the drain-source dc bias voltage and ZDSS is the maximum saturated drain current. This resistance is presented to the current-source terminals of the transistor equivalent circuit. For the Fujitsu FLK052XP transistor biased at 10 V and 120 mA, this optimal load impedance is 83R.
For maximum oscillator power, Johnson has shown that the transistor must be operating at the point where maximum power-added efficiency occurs (51. Since this is a function of gain compression, or transistor saturation, it can be controlled by varying the amount of feedback applied to the transistor. An analysis of the Fujitsu FLK052XP MES-FET shows that at 10 GHz the maximum power-added efficiency occurs at 4.1dB of gain saturation with a theoretical maximum oscillator output power of 338 mW per device. Most grid oscillator designs to date have used unit cells that provide a feedback path that is largely internal to the grid and result in much larger loop gains. Fortunately, the loop gain can be lowered by meandering the horizontal gate lead to increase the center-tapped inductance, L,, of the grid equivalent circuit.
The grid was designed to oscillate at 10GHz and the cell dimensions were adjusted to try to present the optimal load impedance of 83 R to the transistor with a loop gain as close as possible to the desired value of 4.1 dB. The final design was a compromise with a transistor load impedance of 85+j30R and a loop gain of 3.7dB (Fig. 3) . Fortunately, the excess reactance in the load impedance can be tuned out by placing a double slug tuner, consisting of two quarter-wave Duroid slabs, in front of the grid.
GRID OSCILLATOR PERFORMANCE
The measured oscillation frequency of the 100-transistor grid was 9.80 GHz. This is within 2% of the design value of 10.0 GHz. The measured effective radiated power (ERP) for the grid was 660 W. This corresponds to a total radiated power of 10.3W, or 103mW per device. The grid drain-source bias voltage was 7.4 V, and the total drain current for the grid was 6.OA (21 mA per device on the top and bottom rows and 70mA per device on the inner rows), resulting in an overall dc-to-rf efficiency of 23%. This efficiency is comparable to that observed for previous MESFET grid oscillators [2, 3] . A nonlinear simulation of the equivalent-waveguide unit cell using the EEsof Libra harmonic-balance software gave a predicted oscillation frequency of 9.88 GHz and a power of 210 mW per device for a drain bias of 7.4 V and 70 mA. The predicted dc-to-rf conversion efficiency is 41%.
Unfortunately, the measured power is still 5 d B lower than the theoretical maximum of 338 mW per device. This is attributable partly to the use of a dc bias voltage of 7.4 V, instead of the recommended value of 1OV. In addition, the devices on the top and bottom rows were biased at a lower current to keep them locked. Attempts to run the grid at a dc bias above 7.4V resulted in the failure of the center-row devices on the vertical grid edge where the drain and source dc bias lines are attached. Very high currents were present-bond wires fused on several of the devices. The drain bias lines also melted. Various ferrite slab edge terminations were investigated, but the problem persisted, preventing operation of the grid above 7.4V. Finally, there is the possibility that some degradation of the devices occurred during the extensive testing period.
The measured directivity of the grid was 18.0 dB which is close to the estimated directivity of 18.8dB computed by assuming the effective area of the grid at 9.8GHz is equal to the sum of the physical area of the unit cells. Fig. 4 shows the measured and theoretical E-plane (a) and H-plane (b) radiation patterns. The theoretical patterns were calculated for a uniform array of infinitesimal dipoles on a substrate. The patterns agree well, except that the E-plane sidelobes are better than predicted. This may be a result of the bias arrangement. The devices in the top and bottom rows were biased at a lower level than the devices on the inner rows, and this may have tapered the current distribution.
A load-pull measurement was performed on the grid (Fig. 5 ) . The impedance was varied with a double-slug tuner, consisting of two quarter-wave Duroid slabs with a dielectric constant of 10.5, in front of the grid. The peak power occurs for an impedance of 490 + j660 R.
The single-sideband noise patterns for both a 16-transistor grid and a 100-transistor grid were measured. For a multiple-device oscillator, Kurokawa predicts an improvement in oscillator noise proportional to the number of devices [6] . For a 100-transistor grid, we expect to see an improvement of 100/16 (8.0dB) over an equivalent 16-transistor grid. Fig. 6 shows the measured SSB noise pattern in the E and H planes for the two grids. The noise was measured at a 150 kHz offset from the carrier using a spectrum analyzer with a resolution bandwidth of 30 kHz. The SSB noise level averaged over both E and H planes was -87dBc/Hz. The mean measured improvement in Hplane SSB noise of the 100-transistor grid compared to the 16-transistor grid was 4.9dB. For the Eplane, the mean measured improvement for the SSB noise was 5.9 dB.
The noise-to-carrier ratio was essentially independent of angle, indicating that the noise had the same radiation pattern as the carrier. This initially surprised us. The fact that the noise-to-carrier ratio improved in the larger grid indicated that the fundamental noise sources were uncorrelated, and we had thought that this would lead to a noise pattern that was much broader than the carrier pattern. One explanation might be that the gain for the oscillating mode is much larger than for other possible modes in the grid.
IV. CONCLUSION
A high-power X-band 100-transistor grid oscillator has been demonstrated based on commercial MESFET power transistors. The grid embedding circuit was designed to provide the optimal load impedance and feedback loop gain to the transistor for maximum power. The measured effective radiated power was 660 W and the directivity was 18.0dB. This corresponds to a total radiated power of 10.3 W, or 103 mW per device. This power is competitive with the 3-7 W reported for state-of-the-art MMICs [7] . The grid drain-source bias voltage was 7.4V and the total drain current for the grid was 6.0 A, resulting in an overall dc-to-rf efficiency of 23%. The SSB noise-tocarrier pattern was found to be essentially independent of the radiation angle. The average SSB noise level was87dBc/Hz at an offset of 15OkHz from the carrier. An average improvement in SSB noise of 5 d B was measured for a 100-transistor grid compared to a 16-transistor grid.
